A systematic simulation study of intrinsic parameter fluctuations within a real 35 nm MOSFET is presented. The simulations are calibrated against experimental data and a systematic analysis of the effects of discrete random dopants, line edge roughness and oxide thickness fluctuation on device behaviour is performed. The combined effects of pairs of fluctuation sources are also studied showing the statistical independence of these sources.
Introduction
The MOSFETs in the 90 nm technology node, which at present are in mass production, have a physical gate length of 37 nm [1, 2] . Near the end of the International Technology Roadmap for Semiconductors (ITRS) [3] the expected nano-scaled MOSFETs will contain only a few thousand silicon atoms, and intrinsic parameter fluctuations introduced by the discreteness of charge and matter will have a dramatic impact on their performance. Functional bulk MOSFETs with 20 nm [4] , 15 nm [5] and even with 5 nm [6] physical channel length have been already demonstrated in a research environment showing that such aggressive scaling of conventional bulk MOSFETs is possible. The purpose of this work is to study, via simulations, the impact of various isolated and combined sources of intrinsic parameter fluctuations in a MOSFET with a realistic structure, which corresponds to the present state-of-the-art technology. The chosen device is a 35 nm gate length MOSFET developed and published by Toshiba [7] , which is comparable in size with the most advanced devices of the present 90nm technology node.
Simulation Technique
The 35 nm MOSFET has a complicated doping profile which was reverse engineered using process simulation by matching the simulated characteristics of a large self averaging device using Taurus Process and Device simulator. The doping profiles created by Taurus Process were imported into our 3-D Drift-Diffusion 'atomistic' simulator, which has the capability to model discrete random doping effects (RD), line edge roughness (LER) and oxide thickness fluctuations (OTF).
Single Sources of fluctuations
The inclusion of the different sources of intrinsic parameter fluctuations in the simulated 35 nm MOSFET is illustrated in Figure 2 , which shows the electron density distribution in the presence of LER, RD or OTF respectively. In this section we study the effect of each one of these sources, acting in isolation, on the current and threshold voltage variations, and on the average device characteristics. The I D -V G characteristics obtained from the simulation of 200 microscopically different 'atomistic' RD MOSFETs are shown in Figure 3 (a). In each of these simulations the individual dopants are placed at random nodes of the Si crystal lattice using a rejection technique based on the continuous doping profiles obtained from the process simulation. The continuous doped device is shown as a reference and the spread in the characteristics of the various RD devices can clearly be seen. The relative magnitude of the fluctuations is large in the subthreshold region and is reduced with the increase of the gate voltage above threshold. It is also important to note that the 'atomistic' average does not perfectly match the simulated characteristics of a continuous doped device. The simulated I D -V G characteristics of 200 different devices in the presence of LER are shown in Figure 3(b) . Each of these devices has a randomly generated line for each side of the gate edge, which is reflected in the shape of the p-n junctions on the source and drain sides, and represents the effects of LER. A correlation length of 30nm and an rms amplitude of 2nm is used in these simulations to describe the LER. The averaged I D -V G curve together with the characteristics corresponding to a device with straight gate edges are shown in the same figure. Similarly to the results from the simulation of devices with RD these two curves in the case of LER are not identical. The I D -V G characteristics of 100 devices with different interface roughness patterns are shown in Figure 3 (c). The average value of the current is shown along with the current obtained from the simulation of a device with a flat interface. It is immediately obvious that the spread in the characteristics in the case of OTF is smaller compared to the RD and LER cases. This is due to the small correlation length ( = 1.8 nm) of the interface roughness compared to the device dimensions resulting in self-averaging in the interface roughness induced variations. Also the variations are bounded between the maximum and the minimum thickness of the oxide which differ by 0.3nm. A more detailed analysis of the differences between the statistical averaged and the uniformly doped characteristics is shown in Figure 4 , which depicts the percentage difference between the continuous doped device with straight gate edges and interface, and the three average device curves corresponding to RD, LER and OTF. This comparison is important because up to now continuously doped devices were the basis of TCAD simulation in device design. It can be seen from Figure 4 , that below threshold there is up to a 30% increase in the average current, in the presence of RD, LER or OTF, compared to the uniform device characteristics. This is complemented by a slight increase in the subthreshold slope. This is due to early percolation of current through valleys in the potential landscape and results in an overall increase in the subthreshold leakage. With the increase of the gate voltage the difference between the average and the uniform device characteristics is reduced. In the case of LER and OTF the average current remains higher than uniform device 
Dual Sources of fluctuations
The different sources of intrinsic parameter fluctuations, which can be separated in simulations, will occur simultaneously within a single MOSFET. To understand how these fluctuations will interact and to what extent they are statistically independent we have carried out simulations with more than one source of fluctuation present. In this section pairs of fluctuation sources are simulated in order to test their statistical interdependence or possible correlation. The three pairs considered include (i) discrete random dopants with line edge roughness, (ii) discrete random dopants with oxide thickness variations, and (iii) line edge roughness with oxide thickness fluctuations, and are illustrated in Figure 5 .
RD and LER
The calculated covariance for RD and LER is -6.2x10 -5 and the correlation coefficient is -0.098. Both of these are small indicating that there is very little correlation or interrelationship between the two sources of intrinsic parameter fluctuations. Another approach for analysing the correlation between two sets of data is to study their scatter plot. The scatter plot corresponding to random discrete dopants and line edge roughness is shown in Figure 6 (a). The points are fairly well scattered through the plot indicating a lack of correlation. If they were highly correlated a distinct elongated pattern would be observable.
The average threshold voltage produced by these two sources of intrinsic parameter fluctuations is 126 mV with a standard deviation of 38.7 mV, which is a 30.6% deviation from the average. It is interesting to note that the average threshold voltage is almost equal to that corresponding to line edge roughness only. The combined effect of two statistically independent variables on the standard deviation is described by the
If we use this expression to combine the standard deviations associated with random discrete dopants and line edge roughness the combined standard deviation is 38.25 mV which is very close to the value obtained from the simultaneous simulation of the two fluctuation source. This provides strong additional evidence that these two sources of intrinsic parameter fluctuation in the studied 35 nm MOSFET are statistically independent and uncorrelated.
RD and OTF
In order to understand the interaction between the individual random dopants and the oxide thickness variations we calculate the covariance and the correlation coefficient for the individual threshold voltage distributions. In this case the covariance is 6.3x10 -7 and the correlation coefficient is 0.0104. Again these values are small and there is very little correlation between the above sources. The corresponding scatter plot of the threshold voltages is shown in Figure 6 (b) indicating also very little correlation. The average threshold voltage produced by the simultaneous presence of random discrete dopants and oxide thickness fluctuations is 123 mV with a standard deviation of 33.9 mV, which is a 27.53% deviation from the average. It is also interesting to note that the average threshold voltage is almost the same as that produced by the standalone oxide thickness fluctuations. The statistically combined standard deviation from the independent simulation of the two sources is 33.3 mV, which is very close to the value obtained from the combined simulations. Again this evidence suggests that these two sources of fluctuations are uncorrelated.
LER and OTF
For line edge roughness and oxide thickness fluctuations the calculated covariance is 1.06x10 -6 and the calculated correlation coefficient is 0.031. These values of covariance and correlation in combination with the inspection of the scatter plot shown in Figure 6 (c) again indicate little correlation between the two sources of fluctuations. The average threshold voltage produced by the inclusion of both line edge roughness and oxide thickness fluctuations is 113 mV with a standard deviation of 22.8 mV which is a 20.48% deviation from the average. The average threshold voltage is lower compared to the values obtained from the independent simulation of each of the above sources. It is interesting to note that by adding the shift in threshold voltage for both line edge roughness and oxide thickness fluctuations we arrive at a value of approximately 115 mV which is very close to the value obtained from the combined simulations. The statistically combined standard deviation of the two sources acting independently is 19.1 mV, which is close to the value obtained from the combined simulations. Table 1 . Summarises the data presented in this paper in respect of threshold voltage fluctuations. It is clear that the most dominant source of fluctuations in the 35nm MOSFET is the random discrete dopants. They do not however alter the average threshold voltage compared to uniform device simulation, most likely due to the inclusion of a retro-grade channel doping and pockets. The next main source of fluctuation is the line edge roughness, which also results in lowering of the threshold voltage. At the bottom of the scale of influence are the oxide thickness variations, which do not cause large amounts of fluctuations but do affect the average threshold voltage. This order of influence is, however, very much dependent on the device architecture and dimensions. For example, line edge roughness will become more significant at shorter channel lengths. It is also clear from Table 1 . that the three sources of intrinsic parameter fluctuations appear to be statistically independent which allows us to use standard statistical theory to add the effects of the corresponding parameter fluctuations together in order to estimate their combined effect. 
Conclusion
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